Difference between Write invalidate protocol & Write Update Protocol (Bus-Snooping )
https://www.geeksforgeeks.org/difference-between-write-invalidate-protocol-write-update-protocol-bus-snooping/
https://techexpertise.medium.com/cache-coherence-problem-and-approaches-a18cdd48ee0e
https://www.sciencedirect.com/topics/engineering/cache-coherence
'Engineering(SoC Design) > CPU' 카테고리의 다른 글
| cpu gpu northbridge (0) | 2022.06.01 |
|---|---|
| cpu utilization (0) | 2022.04.30 |
| M1-Ultra (0) | 2022.04.24 |
| 뉴로모픽 컴퓨터 칩 (0) | 2022.04.20 |
| IBM AIX 7.1 Instruction set (0) | 2022.04.16 |