concatenation 활용, 106p. 112p
'Engineering(SoC Design) > Verilog' 카테고리의 다른 글
| `timescale 1ns / 1ps (0) | 2022.05.21 |
|---|---|
| multiple line in case statements in verilog (0) | 2022.05.14 |
| Bus based on MUX(Sel, Load) {Error Handling} (0) | 2022.03.26 |
| Verilog 자료 (IEEE Standard) (0) | 2022.03.26 |
| readmemb, fdisplay 용법 (0) | 2022.03.19 |